Interrupt List - Release 61 (16jul00)
⇤
⇠
⇧
🏠
∕
HTML Edition
∕
Browse the Index
∕
Pentium Pro/II
⇢
⇥
RBIL61 - Pentium Pro/II
I2C
(also IIC; the "2" is superscripted) Inter-Integrated Circuit Bus -- A moderate-speed serial communications bus originally invented by Philips in the early 1980s for consumer-electronics applications, such as inter-chip communication in a television set or high-end stereo. The I2C bus has recently appeared on PCs in video capture boards and similar devices, as well as (surprisingly) SDRAM DIMMs (for the on-board serial EEPROM). The ACCESS.bus is a derivative of the I2C bus which forms the physical layer of the Universal Serial Bus. Similary, the SMBus (System Management Bus) also uses I2C as its physical layer.
A0h - Pentium Pro/II/III - Scratch EEPROM
{#idx172426}
I2C
(also IIC; the "2" is superscripted) Inter-Integrated Circuit Bus -- A moderate-speed serial communications bus originally invented by Philips in the early 1980s for consumer-electronics applications, such as inter-chip communication in a television set or high-end stereo. The I2C bus has recently appeared on PCs in video capture boards and similar devices, as well as (surprisingly) SDRAM DIMMs (for the on-board serial EEPROM). The ACCESS.bus is a derivative of the I2C bus which forms the physical layer of the Universal Serial Bus. Similary, the SMBus (System Management Bus) also uses I2C as its physical layer.
A2h - Pentium Pro/II/III - Processor Information
ROM
(Read-Only Memory) A memory for program storage which may not be changed by the program as it runs.
{#idx172431}
INT 12 - CPU-generated
(Pentium +)
- MACHINE CHECK EXCEPTION
{#idx7774}
INT 1A - PCI
BIOS
(Basic Input/Output System) A set of standardized calls giving low-level access to the hardware. The BIOS is the lowest software layer above the actual hardware and serves to insulate programs (and operating systems) which use it from the details of accessing the hardware directly.
v2.0c+ - READ CONFIGURATION
DWORD
Doubleword; four bytes. Commonly used to hold a 32-bit segment:offset or selector:offset address.
(Intel devices)
{#idx36641}
MSR
(Model-Specific Register) Additional, indirectly-accessible, registers containing control or status information about various aspects of the processor such as caches, performance counters, and the like. These registers, accessible via the RDMSR and WRMSR instructions, were added with the Pentium and later-model 486 processors.
0000h:002Ah - Pentium Pro/II -
"EBL_CR_POWERON"
{#idx165485}
MSR
(Model-Specific Register) Additional, indirectly-accessible, registers containing control or status information about various aspects of the processor such as caches, performance counters, and the like. These registers, accessible via the RDMSR and WRMSR instructions, were added with the Pentium and later-model 486 processors.
0000h:017Ah - Pentium Pro/II -
"MCG_STATUS"
{#idx165995}
MSR
(Model-Specific Register) Additional, indirectly-accessible, registers containing control or status information about various aspects of the processor such as caches, performance counters, and the like. These registers, accessible via the RDMSR and WRMSR instructions, were added with the Pentium and later-model 486 processors.
0000h:2000h - Pentium Pro/II - CONTROL REGISTER 0
{#idx166465}
MSR
(Model-Specific Register) Additional, indirectly-accessible, registers containing control or status information about various aspects of the processor such as caches, performance counters, and the like. These registers, accessible via the RDMSR and WRMSR instructions, were added with the Pentium and later-model 486 processors.
0000h:2002h - Pentium Pro/II - CONTROL REGISTER 2
{#idx166471}
MSR
(Model-Specific Register) Additional, indirectly-accessible, registers containing control or status information about various aspects of the processor such as caches, performance counters, and the like. These registers, accessible via the RDMSR and WRMSR instructions, were added with the Pentium and later-model 486 processors.
0000h:2003h - Pentium Pro/II - CONTROL REGISTER 3
{#idx166477}
MSR
(Model-Specific Register) Additional, indirectly-accessible, registers containing control or status information about various aspects of the processor such as caches, performance counters, and the like. These registers, accessible via the RDMSR and WRMSR instructions, were added with the Pentium and later-model 486 processors.
0000h:2004h - Pentium Pro/II - CONTROL REGISTER 4
{#idx166483}
Opcodes List
{#idx175942}