Interrupt List - Release 61 (16jul00)
⇤
⇠
⇧
🏠
∕
HTML Edition
∕
Browse the Index
∕
Write-Through
⇢
⇥
RBIL61 - Write-Through
86 Bugs List
{#idx176461}
{#idx176725}
CMOS
(Complementary Metal-Oxide-Semiconductor) A type of integrated circuit design known for its low power consumption.
48h -
AMI
American Megatrends, Inc.
(American Megatrends, Inc.) A hardware, software and firmware company founded in 1985.
(Saturn)
- EXTERNAL CACHE
{#idx169632}
INT 16 - Compaq Systempro and higher - CACHE CONTROLLER STATUS
{#idx27094}
INT 1A - Intel Plug-and-Play AUTO-CONFIGURATION - GET DEFAULT CONFIG TABLE
{#idx38846}
INT 1A - PCI
BIOS
(Basic Input/Output System) A set of standardized calls giving low-level access to the hardware. The BIOS is the lowest software layer above the actual hardware and serves to insulate programs (and operating systems) which use it from the details of accessing the hardware directly.
v2.0c+ - READ CONFIGURATION
DWORD
Doubleword; four bytes. Commonly used to hold a 32-bit segment:offset or selector:offset address.
(Intel devices)
{#idx35507}
{#idx37098}
INT 1A - PCI
BIOS
(Basic Input/Output System) A set of standardized calls giving low-level access to the hardware. The BIOS is the lowest software layer above the actual hardware and serves to insulate programs (and operating systems) which use it from the details of accessing the hardware directly.
v2.0c+ - READ CONFIGURATION
DWORD
Doubleword; four bytes. Commonly used to hold a 32-bit segment:offset or selector:offset address.
(VIA Technologies devices)
{#idx34595}
INT 21 - Novell NetWare - OPEN/CREATE FILE OR SUBDIRECTORY
{#idx69078}
INT 21 - SMARTDRV.SYS v3.x only - IOCTL - CACHE CONTROL
{#idx47820}
INT 21 - SMARTDRV.SYS v3.x only - IOCTL - GET CACHE STATUS
{#idx46316}
INT 2F - SMARTDRV v4.00+ - STATUS
{#idx84610}
MSR
(Model-Specific Register) Additional, indirectly-accessible, registers containing control or status information about various aspects of the processor such as caches, performance counters, and the like. These registers, accessible via the RDMSR and WRMSR instructions, were added with the Pentium and later-model 486 processors.
0000h:0007h - Pentium -
(TR5)
CACHE CONTROL
{#idx165157}
MSR
(Model-Specific Register) Additional, indirectly-accessible, registers containing control or status information about various aspects of the processor such as caches, performance counters, and the like. These registers, accessible via the RDMSR and WRMSR instructions, were added with the Pentium and later-model 486 processors.
0000h:0082h - AMD Am5k86
(AMD-K5)
- ARRAY ACCESS REGISTER
{#idx165596}
{#idx165604}
Opcodes List
{#idx175066}
{#idx175158}
PORT
IBM PC Portable (uses same BIOS as XT)
0022-0023 - CHIP SET DATA
{#idx133580}
PORT
IBM PC Portable (uses same BIOS as XT)
0022-0024 - CHIPSET FROM PICO POWER, UMC or PCChips
{#idx135280}
{#idx136238}
{#idx136240}
{#idx136349}
{#idx136365}
{#idx136494}
{#idx137178}
PORT
IBM PC Portable (uses same BIOS as XT)
0024-0027 - PicoPower Vesuvius - V1-LS
{#idx138165}
PORT
IBM PC Portable (uses same BIOS as XT)
00A8-00A9 - Via VT82C496G
"Pluto"
- CONFIGURATION REGISTERS
{#idx141625}
{#idx141747}